Abstract-This paper assesses the DC analog performance of a composite transistor named Asymmetric Self-Cascode structure, which is formed by two Fully Depleted SOI nMOSFETs connected in series with shortened gates. The influence of geometrical parameters, such as different channel widths and lengths on the transistors at source and drain sides is evaluated through three-dimensional numerical simulations, which have been firstly adjusted to the experimental measurements. The transconductance, output conductance, Early voltage and intrinsic voltage gain have been used as figures of merit to explore the advantages of the composite transistor. From the obtained results, the largest intrinsic voltage gain has been obtained by using longer channel lengths for both transistors, with narrower device close to the source and wider transistor near to the drain.
I. INTRODUCTION
Mixed-signal ICs require solutions to embed high-performance analog circuits using digital CMOS transistors [1, 2] . A good alternative is to use fully-depleted (FD) Silicon-onInsulator (SOI) technology, that presents a buried oxide layer between the active region and the substrate, featuring an intrinsic dielectric insulation between the devices and the substrate [3] . These FD MOSFETs show several analog advantages compared with the bulk Si counterparts, which are mostly linked to the reduced body factor, sharper subthreshold slope [4] and larger transconductance to drain current ratio (gm/ID) [5] . Despite of these advantages, degradation of the analog behavior of FD SOI transistors can occur owing to the floating body of SOI transistors. The high electric field close to the drain may cause the occurrence of parasitic bipolar effects, reducing the breakdown voltage due to the impact ionization of carriers [6] .
An alternative to boost the analog characteristics of FD SOI transistors is the self-cascode structure, where two transistors are connected in series with short-circuited gates, operating as a single device [7, 8] . The performance gain is related to the increase of channel length, which decreases the output conductance (gD), and the reduction of parasitic bipolar effects, since part of the generated carriers due to the impact ionization are recombined in the intermediate N+ region between the two transistors.
In order to further reduce the output conductance while keeping the good advantages of reduced short-channel lengths, such as larger drain current (I D ) and transconductance (gm) levels, a modification in the composite structure has been proposed in [9, 10] . In general, both transistors present same channel doping concentrations. The alternative configuration is called Asymmetric Self-Cascode (A-SC) structure, depicted in Fig. 1 , where LS (WS) and LD (WD) are the channel lengths (widths) of the individual transistors near the source (MS) and the drain (MD), respectively. The total channel length (L) of the A-SC structure is given by LS + LD. In this configuration, the transistor near the source presents higher channel doping concentration, fixing the threshold voltage (VTH) of the A-SC structure, whereas the device near the drain has its channel already inverted for gate voltages close to the threshold voltage of the A-SC structure. This way, depending on the bias conditions, the effective channel length becomes equal to only LS, increasing the drain current and transconductance levels [11] . Besides that, the presence of the MD transistor with reduced channel doping concentration decreases the peak electric field at the channel/drain junction and, consequently, the impact ionization effect. Also, there is an improvement on the output conductance when the transistor near the drain works in saturation regime, absorbing part of the drain voltage variation applied in the overall structure [11] .
The A-SC structure has been successfully implemented with planar SOI devices, by using different channel doping concentrations [9, 10, 11] , or by using different back-gate biases to promote different threshold voltages in undoped ultra-thin body and buried oxide FD SOI transistors. According to [11] , the intrinsic voltage gain (AV = gm/gD) has been improved with a forward back-gate bias applied to the MD transistor. Better results have been obtained by applying reverse back-gate bias to the MS transistor [12] .
The objective of this work is the study of the influence of the channel widths and lengths of the transistors near the source and drain on the analog performance of the A-SC structure through three-dimensional numerical simulations, with the aim to obtain the largest intrinsic voltage gain. Section II presents the device characteristics and the measurement setup. In Section III, the DC analog study is performed through three-dimensional numerical simulations. The following figures of merit are analyzed: transconductance, output conductance, Early voltage (VEA = ID/gD) and intrinsic voltage gain. In the end, Section IV summarizes the main conclusion of this paper.
II. DEVICE CHARACTERISTICS AND MEASUREMENT SETUP
The measured devices have been fabricated in a FD SOI CMOS technology from UCLouvain, Belgium [13] . The experimental single transistors present channel length of 2 µm and width of 20 µm. The gate oxide (toxf), silicon film (tSi) and buried oxide (toxb) thicknesses are 31, 80 and 390 nm, respectively. The M S transistor presents channel doping concentration of about 6×10 16 cm -3 , whereas the MD transistor is kept at the natural wafer doping concentration of 1×10 15 cm -3 . The experimental I-V curves have been obtained using the Keithley 4200 Semiconductor Characterization System.
III. DC ANALOG PERFORMANCE ANALYSIS
Firstly, the model parameters of simulation files have been adjusted to fit the measured I-V curves with the three-dimensional numerical simulations, which have been performed using Sentaurus Device software [14] . It is possible to see that the simulated ID and gm are closer to the measurements. The drain current and output conductance are presented as a function of VDS in Fig. 3 for the same A-SC structure, extracted at VGT = 200 mV. Again, one can see that the simulations fit the experimental data with good agreement, which validates the analysis of the influence of the channel widths and lengths on the analog behavior of the A-SC structure through three-dimensional numerical simulations.
A. Influence of the channel widths
Once the simulations have been adjusted, the DC characteristics of the A-SC structures have been assessed by varying the channel widths of the MS and MD transistors. Fig. 4 shows the ID and gm vs. VGS curves for WD = 2 µm varying WS, extracted at VDS = 1.5 V. One can notice that the increase of WS increments the drain current and the transconductance in the entire VGS range, since the dominant transistor in the A-SC structure is the MS device. This way, the drain current of the A-SC structure is proportional to the channel width of the transistor near the source. In Fig. 5 , the influence of the channel width of the MD transistor on ID and gm levels is evaluated as a function of VGS, fixing WS = 2 µm, biased at VDS = 1.5 V. One can note at lower VGS that the increase of WD does not cause a significant variation on ID and gm levels, which is linked to the higher electron concentration in the MD transistor, owing to its lower threshold voltage compared to the MS transistor. This way, the MS transistor controls the A-SC structure at low gate voltage. When VGS increases, the MD transistor begins to have influence on ID and gm, which is linked to the closer electron concentrations in both MS and MD transistors [15] . Thus, the MD transistor becomes important in the current flow, and the wider the MD transistor, the larger drain current and transconductance are obtained, since its resistance is reduced.
Looking at Fig. 4 , it is possible to observe an anomalous behavior of the transconductance for A-SC structures when WS > WD. This characteristic is clearer for the A-SC WS = 10 µm; WD = 2 µm structure. This anomalous gm could be of interest for non-linearities analysis when it gets rather flat, reducing the harmonic distortion, however this study is out of scope of this work.
To understand the reason of two gm peaks, the potential at the intermediate node (VX) between the MS and MD transistors is presented as a function of the gate voltage in Fig. 6 varying WS with fixed WD = 2 µm, obtained at VDS = 1.5 V. One can see, for the previously mentioned A-SC structure, a large V X for V GS close to the threshold voltage, implying higher ID and gm.
By increasing VGS, VX suddenly reduces, decreasing gm. When VX is stabilized, there is an increase of gm linked to the increment of VGS until the moment where the mobility degradation and the similar electron concentrations between MS and MD transistors become important, reducing gm again. In this case, the effective channel length of the A-SC structure is not equal to LS, but approximates to LS + LD.
In addition, one can verify that the intermediate potential saturates for high gate voltage. In the case of the A-SC WS = WD = 2 µm structure, the saturated VX is close to half VDS, owing to the similar resistances achieved for the MS and MD transistors at high gate voltage, due to the fact of presenting same aspect ratio (W/L) and being biased in strong inversion regime. In that case, the A-SC structure behaves as a uniformly doped transistor with total channel length equal to LS + LD. With the increase of WS, the observed reduction of VX is related to the decrease of the resistance of the MS transistor compared with the MD device. Also, the VX saturation shifts to lower VGS when WS ≥ 2 µm, which does not occur when WS is lower than WD. In order to know if ID proportionally increases with WS, the drain current has been normalized by WS in Fig. 8 and plotted against VGS for WD = 2 µm varying WS, extracted at VDS = 1.5 V. One can observe that ID/WS reduces with the increase of WS. As the dominant device in the A-SC structure is the MS transistor at VGS close to VTH, the same normalized drain current would be expected varying WS. However, both WS and WD influence the current flow in the A-SC structure. By increasing WS and maintaining small WD, there is a larger resistance for the MD device compared with the MS transistor, decreasing VX, as indicated in Fig. 6 , and consequently reducing the normalized drain current. After studying the ID vs. VGS curves, we have moved forward to the ID vs. VDS analysis. Fig. 9 exhibits the drain current and the output conductance as a function of VDS for WD = 2 µm changing WS, obtained at VGT = 200 mV. As mentioned before, for reduced VGT, the MS transistor is the dominant device in the A-SC structure. This way, the increment of WS increases ID and gD.
In Fig. 10 , the drain current and output conductance are presented as a function of the drain voltage for W S = 2 µm and several WD, extracted at VGT = 200 mV. Opposite to the obtained results in Fig. 9 , the increase of WD practically does not influence the drain current level, however an important characteristic is observed, which is the reduction of the output conductance. This feature can be better explained by According to Fig. 11(A) , there is a reduction of the intermediate potential with the increase of WS, owing to the lower resistance of the MS transistor. However, an increase of the intermediate potential variation with the drain voltage is obtained in the saturation regime, implying a larger output conductance. Based on Fig. 11(B) , an increase of the intermediate potential with the increment of WD is By incrementing WS, there is an increase of transconductance and output conductance, but the gD rise is larger, reducing the intrinsic voltage gain and the Early voltage. According to Fig. 9 , one can observe that the ID reduction promoted by the narrower MS transistor is less pronounced than the gD decrease, which justifies the VEA increase with WS reduction in Fig. 12(D) .
The maximum intrinsic voltage gain and Early voltage have been obtained for the A-SC structure composed by the transistor (W S = 1 µm). Although the transconductance is small in this configuration, the output conductance considerably reduces, increasing AV by 7 dB and VEA by a factor of 2 when compared to the A-SC with WS = WD = 1 µm. Additionally, when the A-SC structures are composed by MS and MD transistors of same channel widths (dashed line in Fig. 12(C) ), it is possible to verify the same intrinsic voltage gain of 77dB, since the intermediate potential does not vary among these A-SC structures. This way, by increasing WS = WD, there is a proportional increment of gm and gD, obtaining the same AV.
B. Influence of the channel lengths
After analyzing the analog performance dependence on WS and WD, the influence of the channel lengths of each MS and MD transistors has been evaluated, considering WS = WD = 1 µm. Fig. 13 presents the ID and gm vs. VGS curves for LD = 2 µm changing LS, biased at VDS = 1.5 V. In this technology, the minimum channel length to avoid short-channel effects is 2 µm. This way, the results have been plotted as a function of V GS , since the threshold voltages were the same among the A-SC structures. It is possible to see that the rise of LS reduces ID and gm in the whole VGS range. As said before, the transistor near the source is the dominant device in the A-SC structure, controlling the drain current flow.
In Fig. 14 , the ID and gm vs. VGS curves are shown for LS = 2 µm and several LD, obtained at VDS = 1.5 V. As observed in Fig. 5 , the influence of longer LD only impacts at higher VGS, since there is a similarity between the electron concentrations of the MS and MD transistors [15] . The longer the LD, the larger the MD resistance, reducing ID and gm.
The anomalous behavior of gm is also verified in Fig. 16 , verifying a reduction of VX, owing to the larger resistance of the transistor near the drain.
Analyzing the ID and gD vs. VDS curves in Fig. 17 for LD = 2 µm and several LS biased at VGT = 200 mV, it is possible to notice that the increment of LS significantly reduces the drain current and output conductance levels, since at lower gate voltage overdrives, the MS transistor controls the A-SC structure. can note, in both cases, a reduction of this variation with the increase of LS and LD, which corroborates with the lower output conductance levels obtained in Fig. 17 and 18 . Once the analysis of the analog performance concerning to the influence of WS, WD, LS and LD has been completed, we have simulated some A-SC structures to achieve the best AV. Table I presents AV extracted at VDS = 1.5 V and VGT = 200 mV as well as the aspect ratio of each transistor.
According to Table I , there is an increase in the intrinsic voltage gain when L S and/or L D are incremented, mainly for the LS rise. Comparing the A-SC LS = LD = 2 µm; WS = WD = 1 µm and A-SC LS = LD = 10 µm; WS = WD = 1 µm structures, the intrinsic voltage gain increases 30 dB for the longer A-SC configuration, which corroborates with the experimental results obtained in [16] , where an increase of the intrinsic voltage gain is obtained when LS and LD are incremented.
The analog performance is even better when WD increases, maintaining WS lower, being observed an increment of 38 dB by comparing with the shorter and narrower A-SC structure. Concerning to the aspect ratio influence, best AV is obtained as lower WS/LS when considered fixed WD/LD. 
IV. CONCLUSIONS
This paper has evaluated the influence of geometrical parameters of the MS and MD transistors on the analog performance of the Asymmetric Self-Cascode structures. It has been endorsed that the transistor near the source controls the A-SC structure in all gate voltages. However, for higher VGS, the transistor near the drain begins to impact on the drain current flow. It has been shown that depending on the channel widths and lengths of the MS and MD transistors, there is a change in the intermediate potential. The way it varies with the gate and drain voltages strongly affects the transconductance and output conductance. The increase of WS has incremented gm and gD, but reducing AV and VEA, whereas the increment of WD has slightly increased gm, but has reduced gD, incrementing AV and VEA. In the case of the increase of LS and LD, a reduction of gm and gD have been seen, raising AV and VEA. This way, to obtain the highest intrinsic voltage gain, one can use either longer and narrower MS, the negative characteristic is the reduction of gm, degrading the unit-gain frequency, or longer and wider MD, keeping gm at same level for low VGS, however the drawback is the larger drain capacitance.
